YutongChenVictor/NPU-E2E
Verilog
End-to-End NPU: RTL systolic array → AXI4 SoC → TVM compiler → FPGA inference
★ +13 today 13 total stars
Star History
axidma deep-learning fpga npu systolic-array tvm verilog
Quality 100
🔥 21